# **ADVANCED**

# Hybrid Complementary Logic Circuits of **One-Dimensional Nanomaterials with Adjustment of Operation Voltage**

By Gunho Jo, Woong-Ki Hong, Jung Inn Sohn, Minseok Jo, Jiyong Shin, Mark E. Welland, Hyunsang Hwang, Kurt E. Geckeler, and Takhee Lee\*

The continued miniaturization of electronics through the top-down approach is expected to reach fundamental physical limits and, thus, has motivated significant efforts toward the development of new functional materials and devices based on nanoscale building blocks.<sup>[1–8]</sup> In particular, carbon nanotubes (CNTs) and ZnO nanowires are promising candidates for diverse applications in nanoelectronics, because they can function as the semiconductor channels with fascinating electrical transport properties for electronic devices including diodes,<sup>[9]</sup> field-effect transistors (FETs),<sup>[4,10-12]</sup> and circuits.<sup>[9,13,14]</sup> In spite of the demonstrated ability to achieve the superior device performance in their individual single devices, a wide variability in the on-state current and voltage, resulting from the inability of complementary doping to precisely and equally modulate their electrical properties, has been one of the major obstacles to implementing high-performance complementary logic circuits for more practical applications.<sup>[15–17]</sup> A potential solution to go beyond the limits and functionality of individual single devices for the desirable logic circuits is a hybrid approach, which enables us to take each advantageous property of hybrid nanomaterials as electronic components for the realization of functional nanoelectronics.

In our study, p-type single-walled carbon nanotubes (SWNTs) and n-type ZnO nanowires with excellent and reliable electrical properties have been used for a complementary circuit design, such as a complementary inverter, NOR and NAND logic gates, and a static random-access memory (SRAM) cell with operation superior to devices and circuits based on a single-carrier type and/or diodes.<sup>[9,13,18–20]</sup> Our hybrid complementary devices can be configured in an efficient circuit architecture to decrease the power dissipation and to increase logic performance without

[\*] Prof. T. Lee, G. Jo, W.-K. Hong, M. Jo, J. Shin,<sup>[+]</sup> Prof. H. Hwang, Prof. K. E. Geckeler Department of Materials Science and Engineering Gwangju Institute of Science and Technology 1 Oryong-Dong, Buk-Gu Gwangju 500-712 (Korea) E-mail: tlee@gist.ac.kr Dr. J. I. Sohn, Prof. M. E. Welland Nanoscience Centre, University of Cambridge Cambridge CB3 0FF (UK)

[+] Present Address: Max Planck Institute for Solid State Research, Heisenbergstr. 1, 70569 Stuttgart, Germany

#### DOI: 10.1002/adma.200803510

InterScience\*

DWII FY



© 2009 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim

additional compensation circuits. To this end, the precise modulation and matching of the current and operating voltage in transistors have been achieved electrostatically by adjusting the population of proton radiation-generated charges in the dielectric layer, providing an alternative to chemical doping. Recently, we have demonstrated that SWNT FETs show a high tolerance against proton radiation,<sup>[21]</sup> while the electrical characteristics of ZnO-nanowire FETs are sensitively influenced by the surface trap states at the interface between the ZnO nanowires and dielectric layer.<sup>[11,22]</sup> Here, we report a new layout of predictable and controllable complementary logic circuits based on hybrid nanodevices comprising p-channel SWNT and n-channel ZnO nanowire transistors, providing a hybrid approach to combine advantageous characteristic functions for the modulation of the current and operating voltage in transistors through proton radiation-generated charges, which allow a simple way to design favorable logic circuits.

Figure 1a shows the layout of our inverter devices integrated by hybrid complementary FETs (see Fig. S1 of the Supporting Information). p-type SWNT and n-type ZnO nanowire FETs were used to assemble various logic devices. In each configuration of the logic circuit structures, the SWNT FETs have a network structure of CNTs (inset of Fig. 1, right bottom) in order to provide sufficient current output overcoming the limited current-carrying capacity of individual SWNTs,<sup>[23,24]</sup> enabling the current match with the ZnO-nanowire FET device<sup>[25]</sup> (inset of Fig. 1, left bottom). Another advantage of the network SWNT devices is that the statistical averaging effects can lead to a small device-to-device variation in the electrical properties<sup>[23,26]</sup> (see Fig. S2 of the Supporting Information). The circuit devices were then irradiated with proton beams in order to adjust the threshold voltage of transistors via the proton-generated charges in the dielectric layer. Figure 1b shows a series of optical images of the complementary inverters composed of n-channel ZnO nanowires and p-channel SWNT-network FET devices. From left to right, the zoomed-in pictures show our mask patterned image, device sizes, and structures.

Figure 2a shows the output characteristics of the *n*-channel ZnO nanowire FET before and after proton irradiation with a fluence of  $1 \times 10^{11}$  cm<sup>-2</sup>. It is observed that the current through the channel of a ZnO nanowire before and after proton irradiation is proportional to the applied drain bias within the linear regime at low bias. It changes little by applied gate bias in the saturation regime at high bias, indicating typical electrical behavior of n-type FETs. Here, an interesting finding is that the electrical conductance and threshold voltage can be modulated predictably

### ADVANCED MATERIALS



**Figure 1.** a) Device layout of the hybrid complementary logic circuit comprising n-channel ZnO nanowire and p-channel SWNT-network FET devices. The circuit devices were irradiated with proton beams with energy of 10 MeV and fluences of  $1 \times 10^{11}$  and  $1 \times 10^{12}$  cm<sup>-2</sup>, which correspond to total absorbed dose of 64.1 and 641 krad and exposure time of 600 and 6000 s, respectively. Inset: atomic force microscopy image of an SWNT-network FET (right bottom) and field-emission scanning electron microscopy image of a ZnO-nanowire FET (left bottom). b) Optical images of the hybrid complementary inverters composed of n-channel ZnO nanowire and p-channel SWNT-network FET devices.

by proton radiation as shown in Figure 2a and b. This implies that we can positively shift the threshold voltage of ZnO-nanowire transistors to decrease the power dissipation of complementary logic devices, acting as a fully n-type transistor, where it is ON for positive gate bias and OFF for negative gate bias. Statistically, an average shift of 2.19 V in the threshold voltage was obtained from 52 devices of ZnO-nanowire FETs measured after proton irradiation with a fluence of  $1 \times 1011 \, \text{cm}^{-2}$  (see the detail statistical data in Fig. S3 in the Supporting Information.) It should be noted that the threshold voltage shifts further to more positive values as the dose of proton radiation is increased (Fig. S6, Supporting Information). This suggests that we can control the threshold voltage of ZnO-nanowire FETs through the tuning of built-in potential by radiation-generated charges in the dielectric layer, since the electrical behavior of ZnO-nanowire FETs is strongly affected by the surface-barrier potential.  $^{\left[ 11,22\right] }$  The positive shift of threshold voltage is attributed to radiationinduced negative charges trapped at the ZnO-nanowire/SiO<sub>2</sub> interface, causing the carrier depletion in the n-channel ZnO

nanowire (a higher gate voltage is required to have the same accumulation channel). In contrast, the p-channel SWNT-network FET devices, showing no significant change in the electrical properties after proton radiation exposure (Fig. 2c and d), are highly resistant against proton beams,<sup>[21]</sup> and have much less influence on surface-potential changes induced by the trap states formed at the CNT/SiO<sub>2</sub> interface.<sup>[27,28]</sup> In this context, it is significantly important to match the threshold voltage for less power consumption and the desirable switching behavior in complementary logic circuits.<sup>[29,30]</sup>

The ability to precisely modulate conductance and threshold voltage of n- and p-channel FETs enables the assembly of a highperformance complementary inverter, which is a basic logic element for realizing all other logic gates. As shown in Figure 3a, we adjusted the threshold voltage of hybrid FETs with a large on-off ratio through proton radiation to allow only electron and hole conductance for positive and negative gate bias, respectively. Before proton radiation, the output voltage (V<sub>OUT</sub>) of our hybrid complementary inverter varies from a high (5 V) to low (0 V) level as the input voltage ( $V_{IN}$ ) varies from low (-2.5 V) to high (2.5 V) level, converting a logical 1 into a logical 0 and a logical 0 into a logical 1. These transfer characteristics of input-output voltage are deviated from the ideal operation of an inverter, which would have V<sub>IN</sub> range of 0-5 V with a switching voltage ( $V_{\rm IN} = V_{\rm OUT}$ ) at 2.5 V. To avoid this voltage-transfer characteristic (VTC) problem, an extra level-shifting element has been added in a circuit design,<sup>[18,30-32]</sup> but rendering it complicated and resulting in more power consumption.<sup>[31,32]</sup> For this reason, the inverter, showing desirable switching charac-

teristics in the  $V_{\rm IN}$  range from 0 to 5 V with a switching voltage at 2.5 V and a higher inverter gain was constructed by adjustment of the threshold-voltage position of the ZnO-nanowire FET with proton beam irradiation, as shown in the red filled symbols in Figure 3a and b. When the input voltage is 0 V (logical 0), the n-channel ZnO-nanowire transistor is OFF (p-channel SWNT-network FET is ON), setting the output voltage to 5 V (logical 1). When the input voltage is 5 V (logical 1), the p-channel SWNT-network FET is OFF, and the n-channel ZnO-nanowire FET is ON, inducing the output voltage to 0 V (logical 0). The logic inverter circuit of our hybrid nanodevices is simple in circuit configuration and presents less operating-power consumption with the absence of an additional level shifter.<sup>[30-32]</sup> Also, the VTC of our inverter circuit is nearly ideal due to high noise margin and high inverter gain with full swing characteristics and less static power dissipation than single-carrier type-based circuits.<sup>[32-34]</sup> Figure S4 in Supporting Information shows the statistical analysis of transition voltage and inverter gains for all fabricated hybrid complementary inverters with a supply voltage of



## ADVANCED MATERIALS





**Figure 3.** Characteristics for a hybrid complementary inverter. a) An overlay of  $I_{DS}-V_{GS}$  curves (at  $V_{DS}=1V$ ) of the ZnO-nanowire and SWNT-network FETs before (open symbols) and after (filled circles and squares) proton irradiation, respectively. b) VTCs of a complementary inverter with changes in the switching voltage and inverter gain before (open symbols) and after (filled symbols) proton irradiation. The VTCs show output voltage and gain as a function of input voltage for supply voltage ( $V_{DD} = 5 V$ ). The inset shows the circuit schematic of the inverter. c) Dynamic behavior of the inverter circuit. The upper curve shows the input waveforms and the lower curve shows corresponding output response of the inverter.

**Figure 2.** Characteristics of a ZnO-nanowire FET before (open circles) and after (filled circles) proton irradiation: a)  $I_{DS}-V_{DS}$  output characteristics for various  $V_{GS}$  from 1 to 5 V with a step of 1V, and b)  $I_{DS}-V_{GS}$  transfer characteristics for various  $V_{DS}$  from 0.2 to 1V with a step of 0.2 V. Characteristics of an SWNT-network FET before (open squares) and after (filled squares) proton irradiation: c)  $I_{DS}-V_{DS}$  output characteristics for various  $V_{GS}$  from 1 to -5 V with a step of -1V, and d)  $I_{DS}-V_{GS}$  transfer characteristics for various  $V_{DS}$  from 0.2 to 1V with a step of 0.2 V.

 $5\,V$  before and after proton irradiation with a fluence of  $1\times 10^{11}\,{\rm cm}^{-2}.$ 

In addition, the dynamic behavior of the inverter circuit after adjusting the switching voltage using a proton beam shows response to a square wave input signal (Fig. 3c). The dynamic transfer characteristics of the input–output voltage were clearly observed. We also carried out the experiment at a higher proton fluence of  $1 \times 10^{12}$  cm<sup>-2</sup> with an energy of 10 MeV, (see Fig. S6 of the Supporting Information). The results exhibited a more positive shift to the threshold voltage of n-channel ZnO-nanowire FETs, due to more proton-radiation-induced electron trap charges generated at the ZnO/SiO<sub>2</sub> interface by a higher dose of proton. As a result, more trapping of the conduction electrons and the

significant fraction of the surface depletion occurred in the nanowire channel. This causes a larger positive shift of the inverter transition region from high to low logic states. Therefore, it can suggest a method for selective adjustment of the logic operation of the specific hybrid inverter circuit for favorable switching characteristics through various proton-fluence conditions.

To implement basic computation based on the hybrid devices, we demonstrate other logic gates, such as NOR, NAND, and SRAM cells, using both p- and n-channel FETs connected in complementary configurations. Figure 4a shows the result for a NOR gate, which presents the output voltage as a function of the four possible input states (0,0), (1,0), (0,1), and (1,1). The circuit diagram for the NOR gate is shown in the inset of Figure 4a. When either one or both inputs (A and B) are a logical 1, at least one of the n-channel ZnO nanowires creates a conducting path, resulting in the output to be low (logical 0). The output is a logical 1 only when both inputs are a logical 0, because neither ZnO-nanowire FET is ON, while both p-channel SWNT-network FETs are ON. Figure 4b shows the result for a NAND gate. When both inputs are high (logical 1), the ZnO-nanowire channel in two series-connected n-type FETs become conducting between the output node and the ground, then the output voltage is low (logical 0). A high output voltage (logical 1) is achieved when either one or both inputs are a logical 0, that is, at least one of the parallel-connected p-channel SWNT-network FETs is turned on. In addition, a flip-flop memory element in the complementary-type SRAM cell was constructed,



**Figure 4.** Hybrid complementary logic gates. a) Output voltage of a NOR gate as a function of the four possible input states: (0,0), (1,0), (0,1), and (1,1). The inset shows the circuit diagram of a complementary two-input NOR gate combining parallel-connected n-channel ZnO-nanowire FETs and series-connected p-channel SWNT-network FETs. b) Output voltage of a NAND gate as a function of the four possible input states: (0,0), (0,1), (1,0), and (1,1). The inset shows the circuit diagram combining two series-connected n-channel ZnO-nanowire FETs and the parallel-connected p-channel SWNT-network FETs. c) Output voltage of a flip-flop SRAM cell composed of cross-coupled hybrid complementary inverters. The inset shows the circuit diagram of the two-inverter bistable elements.

2158

as shown in Figure 4c. The memory cell can preserve one of its two possible stable states (logical 0 or 1), through the set or reset input operation. To verify the operation of the memory cell, we set as a logical 1 state to the output by driving the input to 0 V. Then, the switch at the input was opened and it was observed the logical 1 state could be stored. Similarly, the memory cell maintained the logical 0 state by driving the input to 5 V followed by opening the input. Our complementary SRAM cell not only shows more stable storing time as compared to previous reports,<sup>[13]</sup> but also lower power dissipation and better noise immunity due to larger noise margins than, for example, the resistive-load SRAM cells.<sup>[33]</sup>

In summary, we presented a new layout of complementary logic circuit using p-channel SWNTs and n-channel ZnOnanowire transistors. We showed that it was possible to achieve high-performance logic circuits by selectively controlling the threshold voltages of transistors through the population of proton-radiation-generated charges in the dielectric layer, and thus adjusting of logic level without additional compensation circuits, providing less power consumption and desirable switching characteristics. Using this approach, we demonstrated a complementary inverter, NOR and NAND logic gates, and a SRAM cell with an operation superior to devices and circuits based on a single carrier type and/or diodes. These results suggest that our hybrid approach is an attractive potential strategy toward more practical applications for digital integrated circuits with nanoscale materials and devices.

#### Experimental

Preparation of Purified SWNT Suspensions: A suspension of SWNTs obtained through an arc-discharge process (commercially available from Iljin Nanotech Co., Ltd., Korea) in 1,2-dichlorobenzene (o-DCB) (from Sigma–Aldrich) was prepared by a combination of sonication and centrifugation. In a typical experiment, 1 mg of SWNTs in 10 mL of o-DCB was sonicated for 5 min and the SWNT suspension was then centrifuged for 200 min at 16 000 × g followed by ultracentrifugation for 2 h at 325 000 × g. The upper 25% of the gray-transparent supernatant solution was then collected to prepare the highly individualized SWNT suspension.

Synthesis of ZnO Nanowires: ZnO nanowires were grown on Au-coated c-plane sapphire (c-Al<sub>2</sub>O<sub>3</sub>) substrates by thermally vaporizing a mixed source of commercial ZnO powder (99.995%) and graphite powder (99%) in a ratio of 1:1 in a horizontal tube furnace. A thin film of Au (~3 nm) was deposited on the c-plane sapphire substrate with an electron beam evaporator. The source materials and substrates were placed in an alumina boat and loaded at the center of the quartz tube. The ZnO nanowires were then grown on the substrates at a temperature of ~920 °C for 20–25 min under a flow of Ar (50 sccm) and O<sub>2</sub> (0.2 sccm).

Characterization Methodology for Proton Irradiation: Accelerated proton beams were generated using a MC-50 cyclotron (at the Korea Institute of Radiological and Medical Sciences, Seoul). The beam diameter was  $\sim 6$  cm, its uniformity was  $\sim 90\%$ , and the average beam current was 10 nA. In our study, the proton beam energy was 10 MeV and the total fluence of proton beam was  $1 \times 10^{11}$  or  $1 \times 10^{12} \, \text{cm}^{-2}$ , corresponding to a proton beam irradiation time of 600–6000 s, respectively.

Measurement of Electrical Properties: The current–VTCs of transistors and logic circuits were measured using a semiconductor parameter analyzer (Agilent B1500A). The evaluation of the AC electrical characteristics was performed using a pulse pattern generator (Agilent 81104A) and a digital oscilloscope (TDS 3054).

#### Acknowledgements

This work was supported through the Proton Accelerator User Program, the National Research Laboratory (NRL) Program of the Korea Science and Engineering Foundation (KOSEF), the Program for Integrated Molecular System at GIST, and the Basic Research Promotion Fund of the Korea Research Foundation Grant. The authors thank G.-Y. Jung and K.-S. Kim for the reactive ion etching process. Supporting Information is available online from Wiley InterScience or from the author.

> Received: November 27, 2008 Revised: February 14, 2009 Published online: April 14, 2009

- [1] W. Lu, C. M. Lieber, Nat. Mater. 2007, 6, 841.
- [2] P. Avouris, Z. Chen, V. Perebeinos, Nat. Nanotechnol. 2007, 2, 605.
- [3] S. Wang, Z. Zhang, L. Ding, X. Liang, J. Shen, H. Xu, Q. Chen, R. Cui, Y. Li, L.-M. Peng, Adv. Mater. 2008, 20, 3258.
- [4] A. Javey, J. Guo, Q. Wang, M. Lundstrom, H. Dai, Nature 2003, 424, 654.
- [5] S. Ju, J. Li, J. Liu, P.-C. Chen, Y.-G. Ha, F. Ishikawa, H. Chang, C. Zhou, A. Facchetti, D. B. Janes, T. J. Marks, Nano Lett. 2008, 8, 997.
- [6] K. E. Geckeler, E. Rosenberg, *Functional Nanomaterials*, American Scientific Publishers, Valencia 2006.
- [7] Y. Sun, H.-S. Kim, E. Menard, S. Kim, I. Adesida, J. A. Rogers, Small 2006, 2, 1330.
- [8] D. Kim, T. Lee, K. E. Geckeler, Angew. Chem. Int. Ed. 2005, 45, 104.
- [9] W. I. Park, J. S. Kim, G.-C. Yi, H.-J. Lee, Adv. Mater. 2005, 17, 1393.
- [10] S. Ju, A. Facchetti, Y. Xuan, J. Liu, F. Ishikawa, P. Ye, C. Zhou, T. J. Marks, D. B. Janes, Nat. Nanotechnol. 2007, 2, 378.
- [11] W.-K. Hong, J. I. Sohn, D.-K. Hwang, S.-S. Kwon, G. Jo, S. Song, S.-M. Kim, H.-J. Ko, S.-J. Park, M. E. Welland, T. Lee, *Nano Lett.* **2008**, *8*, 950.
- [12] A. Javey, H. Kim, M. Brink, Q. Wang, A. Ural, J. Guo, P. Mcintyre, P. Mceuen, M. Lundstrom, H. Dai, *Nat. Mater.* 2002, 1, 241.
- [13] A. Bachtold, P. Hadley, T. Nakanishi, C. Dekker, Science 2001, 294, 1317.
- [14] Z. Chen, J. Appenzeller, Y.-M. Lin, J. Sippel-Oakley, A. G. Rinzler, J. Tang, S. J. Wind, P. M. Solomon, P. Avouris, *Science* 2006, 311, 1735.
- [15] B. Xiang, P. Wang, X. Zhang, S. A. Dayeh, D. P. R. Aplin, C. Soci, D. Yu, D. Wang, *Nano Lett.* **2007**, *7*, 323.
- [16] Y. Li, J. Xiang, F. Qian, S. Gradecak, Y. Wu, H. Yan, D. A. Blom, C. M. Lieber, Nano Lett. 2006, 6, 1468.
- [17] V. Derycke, R. Martel, J. Appenzeller, P. Avouris, Nano Lett. 2001, 1, 453.
- [18] R.-M. Ma, L. Dai, H.-B. Huo, W.-J. Xu, G. G. Qin, Nano Lett. 2007, 7, 3300.
- [19] Y. Cui, C. M. Lieber, Science 2001, 291, 851.
- [20] Y. Huang, X. Duan, Y. Cui, L. J. Lauhon, K.-H. Kim, C. M. Lieber, *Science* 2001, 294, 1313.
- [21] W.-K. Hong, C. Lee, D. Nepal, K. E. Geckeler, K. Shin, T. Lee, Nanotechnology 2006, 17, 5675.
- [22] W.-K. Hong, D.-K. Hwang, I.-K. Park, G. Jo, S. Song, S.-J. Park, T. Lee, Appl. Phys. Lett. 2007, 90, 243103.
- [23] S. J. Kang, C. Kocabas, T. Ozel, M. Shim, N. Pimparkar, M. A. Alam, S. V. Rotkin, J. A. Rogers, *Nat. Nanotechnol.* 2007, 2, 230.
- [24] E. S. Snow, J. P. Novak, P. M. Campbell, D. Park, Appl. Phys. Lett. 2003, 82, 2145.
- [25] Y. Zhou, A. Gaur, S.-H. Hur, C. Kocabas, M. A. Meitl, M. Shim, J. A. Rogers, Nano Lett. 2004, 4, 2031.
- [26] E. S. Snow, P. M. Campbell, M. G. Ancona, Appl. Phys. Lett. 2003, 82, 2145.
- [27] Z. Zhang, X. Liang, S. Wang, K. Yao, Y. Hu, Y. Zhu, Q. Chen, W. Zhou, Y. Li, Y. Yao, J. Zhang, L.-M. Peng, *Nano Lett.* **2007**, *7*, 3603.



- [28] F. Leonard, J. Tersoff, Phys. Rev. Lett. 2000, 84, 4693.
- [29] D. Wang, B. A. Sheriff, J. R. Heath, Small 2006, 2, 1153.
- [30] B. A. Sheriff, D. Wang, J. R. Heath, J. N. Kurtin, ACS Nano 2008, 9, 1789.
- [31] A. S. Sedra, K. C. Smith, *Microelectronic Circuits*, Oxford University Press, New York 1998.
- [32] G. H. Gelinck, H. E. A. Huitema, E. V. Veenendaal, E. Cantatore, L. Schrijnemakers, J. B. P. H. V. D. Putten, T. C. T. Geuns, M. Beenhakkers,

J. B. Giesbers, B.-H. Huisman, E. J. Meijer, E. M. Benito, F. J. Touwslager, A. W. Marsman, B. J. E. V. Rens, D. M. D. Leeuw, *Nat. Mater.* **2004**, *3*, 106.

- [33] S. Kang, Y. Lebliebici, CMOS Digital Integrated Circuits, McGraw-Hill, New York 2003.
- [34] H. Klauk, U. Zschieschang, J. Pflaum, M. Halik, *Nature* 2007, 445, 745.

